Features

- 8032 Pin and Instruction Compatible
- Four 8-bit I/O Ports
- · Three 16-bit Timer/Counters
- 256 bytes RAM
- Full-duplex UART
- · Asynchronous Port Reset
- · 6 Sources, 2 Level Interrupt Structure
- 64 Kbytes Program Memory Space
- 64 Kbytes Data Memory Space
- · Power Control Modes
- Idle Mode
- · Power-down Mode
- On-chip Oscillator
- · Operating Frequency: 30 MHz
- Power Supply: 4.5V to 5.5V
- Temperature Range: Military (-55°C to 125°C)
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm²
- · Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
- · Packages: Side Brazed 40-pin, MQFPJ 44-pin
- Quality grades: QML Q and V with SMD 5962-00518 and ESCC with Specification 9521002

Description

The 80C32E is a radiation tolerant ROMless version of the 80C52 single chip 8-bit microcontroller.

The 80C32E retains all the features of the 80C32 with 256 bytes of internal RAM, a 6-source, 2-level interrupt system, an on-chip oscillator and three 16-bit timer/counters.


The fully static design of the 80C32E reduces system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The 80C32E has 2 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the timers, the serial port and the interrupt system are still operating. In the power-down mode the RAM is saved and all other functions are inoperative.



Rad. Tolerant 8-bit ROMless Microcontroller


80C32E








Block Diagram



Pin Configuration



Note: NIC: No Internal Connection

Pin Description

Mnemonic	Туре	Name and Function
V _{SS}	I	Ground: 0V reference
V _{CC}	I	Power Supply: This is the power supply voltage for normal, idle and power-down operation
P0.0-P0.7	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high impedance inputs. Port 0 pins must be polarized to Vcc or Vss in order to prevent any parasitic current consumption. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s.
P1.0-P1.7	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pull-ups.
P2.0-P2.7	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.
	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pull-ups. Port 3 also serves the special features of the 80C51 family, as listed below.
	ı	RXD (P3.0): Serial input port
D0 0 D0 7	0	TXD (P3.1): Serial output port
P3.0-P3.7	I	INT0 (P3.2): External interrupt 0
	I	INT1 (P3.3): External interrupt 1
	I	T0 (P3.4): Timer 0 external input
	I	T1 (P3.5): Timer 1 external input
	0	WR (P3.6): External data memory write strobe
	0	RD (P3.7): External data memory read strobe
RST	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .





Mnemonic	Туре	Name and Function
ALE O (I) address during an access to ext is emitted at a constant rate of 1 used for external timing or clock		Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	0	Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	I	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations.
XTAL1	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	0	Crystal 2: Output from the inverting oscillator amplifier

Idle and Power-down Operation

Idle mode allows the interrupt, serial port and timer blocks to continue to operate while the clock of the CPU is gated off.

Power-down mode stops the oscillator.

Table 1. PCON Register PCON – Power Control Register

7	6	5	4	3	2	1	0
SMOD	-	-	-	GF1	GF0	PD	IDL

	'	
Bit Number	Bit Mnemonic	Description
7	SMOD	Double Baud Rate bit Set to select double baud rate in mode 1, 2 or 3.
6	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
5	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
4	-	Reserved The value read from this bit is indeterminate. Do not set this bit.
3	GF1	General-purpose Flag Cleared by user for General-purpose usage. Set by user for General-purpose usage.
2	GF0	General-purpose Flag Cleared by user for General-purpose usage. Set by user for General-purpose usage.
1	PD	Power-down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode.
0	IDL	Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.

Reset Value = 000X 0000 Not bit addressable





Idle Mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into Idle mode. In Idle mode, the internal clock signal is gated off to the CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.

Power-down Mode


To save maximum power, a power-down mode can be invoked by software.

In power-down mode, the oscillator is stopped and the instruction that invoked power-down mode is the last instruction executed. The internal RAM and SFRs retain their value until the power-down mode is terminated. V_{CC} can be lowered to save further power. Either a hardware reset or an external interrupt can cause an exit from power-down. To properly terminate power-down, the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize.

Only external interrupts INT0 and INT1 are useful to exit from power-down. For that, interrupt must be enabled and configured as level or edge sensitive interrupt input. Holding the pin low restarts the oscillator but bringing the pin high completes the exit as detailed in Figure 1. When both interrupts are enabled, the oscillator restarts as soon as one of the two inputs is held low and Power-down exit will be completed when the first input will be released. In this case the higher priority interrupt service routine is executed

Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put 80C32E into power-down mode.

Figure 1. Power-down Exit Waveform



Exit from power-down by reset redefines all the SFRs, exit from power-down by external interrupt does no affect the SFRs.

Exit from power-down by either reset or external interrupt does not affect the internal RAM content.

Note:

If idle mode is activated with power-down mode (IDL and PD bits set), the exit sequence is unchanged, when execution is vectored to interrupt, PD and IDL bits are cleared and idle mode is not entered.

Table 2. State of Ports During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	External	1	1	Floating	Port Data	Address	Port Data
Power- down	External	0	0	Floating	Port Data	Port Data	Port Data





Hardware Description

Refer to the C51 8-bit Microcontroller Hardware description manual for details on 80C32E functionality.

Electrical Characteristics

Absolute Maximum Ratings(2)

Ambient Temperature Under Bias. M = Military-55°C to 125°C	Notes: 1. Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent dam-
Storage Temperature65°C to + 150°C	age to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
Voltage on V _{CC} to V _{SS} 0.5V to + 7V	operational sections of this specification is not implied. Exposure to absolute maximum rating
Voltage on Any Pin to V _{SS} 0.5V to V _{CC} + 0.5V	conditions may affect device reliability. 2. This value is based on the maximum allowable
Power Dissipation	die temperature and the thermal resistance of the package.

DC Parameters

Table 3. DC Parameters in Standard VoltageTa = -55°C to +125°C; $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$; F = 0 to 30 MHz.

Symbol	Parameter	Min.	Max	Unit	Test Conditions
V _{IL}	Input Low Voltage	-0.5	0.2 V _{CC} - 0.1	V	
V _{IH}	Input High Voltage except XTAL1, RST	0.2 V _{CC} + 1.4	V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage, XTAL1, RST	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage, ports 1, 2, 3 ⁽⁵⁾		0.45	V	$I_{OL} = 1.6 \text{ mA}^{(4)}$
V _{OL1}	Output Low Voltage, port 0, ALE, PSEN ⁽⁵⁾		0.45	V	$I_{OL} = 3.2 \text{ mA}^{(4)}$
V_{OH}	Output High Voltage, ports 1, 2, 3	2.4 0.75 V _{CC} 0.9 V _{CC}		V V V	$I_{OH} = -60 \mu A$ $I_{OH} = -25 \mu A$ $I_{OH} = -10 \mu A$
V _{OH1}	Output High Voltage, port 0, ALE, PSEN	2.4 0.75 V _{CC} 0.9 V _{CC}		V V V	$I_{OH} = -400 \mu A$ $I_{OH} = -150 \mu A$ $I_{OH} = -40 \mu A$
R _{RST}	RST Pull-down Resistor	50	200	kΩ	
I _{IL}	Logical 0 Input Current ports 1, 2 and 3		-75	μΑ	Vin = 0.45V
I _{LI}	Input Leakage Current		±10	μΑ	0.45 V < Vin < V _{CC}
I _{TL}	Logical 1 to 0 Transition Current, ports 1, 2, 3		-750	μΑ	Vin = 2.0V
C _{IO}	Capacitance of I/O Buffer		10	pF	Fc = 1 MHz TA = 25°C
I _{PD}	Power-down Current (3)		75	μΑ	2.0V < V _{CC <} 5.5V
I _{cc}	Power Supply Current (1)(2)(6) Freq = 1 MHz Icc Op Freq = 1 MHz Icc Idle Freq = 6 MHz Icc Op		1.8 1 10	mA mA mA	V _{CC} = 5.5V
	Freq = 6 MHz Icc Idle Freq >12 MHz Icc Op Freq >12 MHz Icc Idle		4 1.25F + 5 0.36F + 2.7	mA mA mA	F in MHz

- Notes: 1. I_{CC} under reset is measured with all output pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns (see Figure 6), $V_{IL} = 1$
 - $V_{IH} = V_{CC} 0.5V$; XTAL2 N.C.; $\overline{EA} = RST = Port 0 = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator is used.
 - 2. Idle I_{CC} is measured with all out<u>put</u> pins disconnected; XTAL1 driven with T_{CLCH} , $T_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} 0.5$ V, $V_{IH} = 0.5$ V, 0.5V; XTAL2 N.C; Port $0 = V_{CC}$; EA = RST = V_{SS} (see Figure 4).
 - 3. Power-down I_{CC} is measured with all output pins disconnected; $\overline{EA} = V_{SS}$, PORT $0 = V_{CC}$; XTAL2 NC.; RST = V_{SS} (see Figure 5).
 - 4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OI}s of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operation. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V with maxi V_{OL} peak 0.6 V. The use of a Schmitt Trigger is not necessary.
 - 5. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA

Ports 1, 2 and 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA






- If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- 6. Operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with T_{CLCH}, T_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; XTAL2 N.C.;


 \[
 \overline{A}
 \]
 = Port 0 = V_{CC}; RST = V_{SS}. The internal ROM runs the code 80 FE (label: SJMP label). I_{CC} would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.

Figure 2. I_{CC} Test Condition, Under Reset




All other pins are disconnected.

Figure 3. Operating I_{CC} Test Condition




All other pins are disconnected.

Figure 4. I_{CC} Test Condition, Idle Mode




All other pins are disconnected.

Figure 5. I_{CC} Test Condition, Power-down Mode



All other pins are disconnected.

Figure 6. Clock Signal Waveform for $I_{\rm CC}$ Tests in Active and Idle Modes





AC Parameters

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:

$$\begin{split} &T_{AVLL} = \text{Time for Address Val} \\ &I_{LLPL} = \text{Time for ALE Low to } \\ &I_{LLPL} = \text{Time for ALE Low to } \\ &I_{LLPL} = \text{Time for ALE Low to } \\ &I_{LLPL} = \text{Time for ALE Low to } \\ &I_{LLPL} = \text{Time for Address Val} \\ \\ \\ &I_{LLPL} = \text{Time$$

Ta = -55°C to +125°C (Military temperature range); $V_{SS} = 0V$; $V_{CC} = 5V \pm 10\%$;

Load capacitance for Port 0, ALE and PSEN = 100 pF; Load capacitance for all other outputs = 80 pF.

Table 4. External Program Memory Characteristics (ns)

		30 I	MHz
Symbol	Parameter	Min	Max
T _{LHLL}	ALE Pulse Width	60	
T _{AVLL}	Address Valid to ALE	15	
T _{LLAX}	Address Hold After ALE	35	
T _{LLIV}	ALE to Valid Instruction In		100
T _{LLPL}	ALE to PSEN	25	
T _{PLPH}	PSEN Pulse Width	80	
T _{PLIV}	PSEN to Valid Instruction In		65
T _{PXIX}	Input Instruction Hold After PSEN	0	
T _{PXIZ}	Input Instruction Float After PSEN		30
T _{PXAV}	PSEN to Address Valid	35	
T _{AVIV}	Address to Valid Instruction In		130
T _{PLAZ}	PSEN Low to Address Float		6

Figure 7. External Program Memory Read Cycle




Table 5. External Data Memory Characteristics (ns)

		30 I	MHz
Symbol	Parameter	min	max
T _{RLRH}	RD Pulse Width	180	
T _{WLWH}	WR Pulse Width	180	
T _{RLDV}	RD to Valid Data In		135
T _{RHDX}	Data Hold After RD	0	
T _{RHDZ}	Data Float After RD		70
T _{LLDV}	ALE to Valid Data In		235
T _{AVDV}	Address to Valid Data In		260
T _{LLWL}	ALE to WR or RD	90	115
T _{AVWL}	Address to WR or RD	115	
T _{QVWX}	Data Valid to WR Transition	20	
T _{QVWH}	Data set-up to WR High	215	
T _{WHQX}	Data Hold After WR	20	
T _{RLAZ}	RD Low to Address Float		0
T _{WHLH}	RD or WR High to ALE high	20	40

Figure 8. External Data Memory Write Cycle






Figure 9. External Data Memory Read Cycle




Table 6. Serial Port Timing – Shift Register Mode (ns)

			MHz
Symbol	Parameter	Min	Max
T _{XLXL}	Serial port clock cycle time	400	
T _{QVHX}	Output data set-up to clock rising edge	300	
T _{XHQX}	Output data hold after clock rising edge	50	
T _{XHDX}	Input data hold after clock rising edge	0	
T _{XHDV}	Clock rising edge to input data valid		300

Figure 10. Shift Register Timing Waveforms




 Table 7. External Clock Drive Characteristics (XTAL1)

Symbol	Parameter	Min	Max	Unit
T _{CLCL}	Oscillator Period	33.33		ns
T _{CHCX}	High Time	5		ns
T _{CLCX}	Low Time	5		ns
T _{CLCH}	Rise Time		5	ns
T _{CHCL}	Fall Time		5	ns

Figure 11. External Clock Drive Waveforms





Figure 12. AC Testing Input/Output Waveforms

AC inputs during testing are driven at V_{CC} - 0.5 for a logic "1" and 0.45V for a logic "0". Timing measurement are made at V_{IH} min for a logic "1" and V_{IL} max for a logic "0".


Figure 13. Float Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs. $I_{OL}/I_{OH} \ge \pm$ 20 mA.



Figure 14. Clock Waveforms



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though (T_A =25°C fully loaded) \overline{RD} and \overline{WR} propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

Ordering Information

Table 8. Possible Order Entries

Part Number	Speed (MHz)	Temperature Range	Package	Quality Flow
MC-80C32E-30-E	30	25℃	Side Brazed 40-pin (.6)	Engineering samples
MJ-80C32E-30-E	30	25℃	MQFPJ 44-pin	Engineering samples
5962-0051801QQC	30	-55℃ to +125℃	Side Brazed 40 pin (.6)	QML-Q
5962-0051801QXC	30	-55℃ to +125℃	MQFPJ 44-pin	QML-Q
5962-0051801VQC	30	-55℃ to +125℃	Side Brazed 40 pin (.6)	QML-V
5962-0051801VXC	30	-55℃ to +125℃	MQFPJ 44-pin	QML-V
952100201	30	-55℃ to +125℃	Side Brazed 40 pin (.6)	ESCC
952100202	30	-55℃ to +125℃	MQFPJ 44-pin	ESCC
MM0-80C32E-30-E ⁽¹⁾	30	-55℃ to +125℃	Die	Engineering samples
MM0-80C32E-30-SV	30	-55℃ to +125℃	Die	QML-V


Note: 1. Please contact Atmel for availability.






Package Drawings

40-pin Side Braze (600 mils)



	MM		I NCH	
А	2, 16	4. 83	. 085	. 1 90
A1	0.51	1.77	. 020	. 070
В	0.38	0. 58	. 015	. 023
B1	0.97	1. 52	. 038	. 060
С	0.20	0.30	. 008	. 012
D	50.30	51.56	1. 980	2. 030
Е	15.12	15.87	. 595	. 625
E1	14.74	15. 49	. 580	. 610
L	3. 18	4. 44	. 125	. 1 75
S	0.77	1. 65	. 030	. 065
е	15. 24	TYP	. 600	TYP
e1	2. 54	TYP	. 100	TYP
a	0 °		15°	
PKG STD		01		

44-pin Multilayer Quad Flat Pack



	ММ		I NCH	
А	2. 67	4. 95	. 105	. 1 95
A1	1.65 N□M		. 065 NDM	
b1	0.33	0. 56	. 013	. 022
b2	0. 55	0. 88	. 022	. 035
⊂1	0.17	0. 25	. 007	. 010
D/E	17.14	17. 78	. 675	. 700
D1 /E1	15. 74	16. 76	. 620	. 660
6	1.27 BSC		. 050 BSC	
e2	16.00 BSC		. 630 BSC	
L	0.12	_	. 005	_
ND/NE	11		1 1	
R	0.50	1.01	. 020	. 040
J	0. 58		. 023	



Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise,to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORYWARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUTOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes norepresentationsor warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for useas components in applications intended to support or sustainlife.

©2007 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and Everywhere You Are[®] are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.